Grants per year
Personal profile
Education/Academic qualification
Computer Sciences, PhD, The University of Texas
… → 1999
Computer Science and Technology, ME, Tsinghua University
… → 1994
Computer Science and Technology, BE, Tsinghua University
… → 1992
Fingerprint Fingerprint is based on mining the text of the experts' scientific documents to create an index of weighted terms, which defines the key subjects of each individual researcher.
- 14 Similar Profiles
Clocks
Engineering & Materials Science
Networks (circuits)
Engineering & Materials Science
Crosstalk
Engineering & Materials Science
Wire
Engineering & Materials Science
Sequential circuits
Engineering & Materials Science
Scheduling
Engineering & Materials Science
Costs
Engineering & Materials Science
Flip flop circuits
Engineering & Materials Science
Network
Recent external collaboration on country level. Dive into details by clicking on the dots.
Grants 2003 2020
EAGER: PUF-Locked Circuit Obfuscation for Counterfeit and Piracy Prevention
10/1/16 → 3/31/20
Project: Research project
Networks (circuits)
Foundries
Hardware
Costs
Fabrication
REU Supplement for EAGER: PUF-Locked Circuit Obfuscation for Counterfeit and Piracy Prevention.
10/1/16 → 3/31/20
Project: Research project
Networks (circuits)
Foundries
Hardware
Costs
Fabrication
XPS: FULL: FP: Design and Synthesis of New Energy-efficient Self-healing Computing Electronics with Real-time Configurability
9/1/15 → 8/31/19
Project: Research project
Electronic equipment
X ray photoelectron spectroscopy
Semiconductor materials
Computer systems
Costs
SaTC: STARSS: ICM: Invariant Carrying Machine for Hardware Assurance
10/1/14 → 9/30/19
Project: Research project
Hardware
Critical infrastructures
Semiconductor materials
Information technology
Internet
SHF: Small: Collaborative Research: A Systematic Approach to Multicore Parallel CAD
9/1/11 → 8/31/15
Project: Research project
Research Output 1996 2019
BESAT: Behavioral SAT-based attack on cyclic logic encryption
Shen, Y., Li, Y., Rezaei, A., Kong, S., Dlott, D. & Zhou, H., Jan 21 2019, ASP-DAC 2019 - 24th Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc., p. 657-662 6 p. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
Cryptography
Networks (circuits)
Feedback
Structural analysis
Hardware security
CyCsat-unresolvable cyclic logic encryption using unreachable states
Rezaei, A., Li, Y., Shen, Y., Kong, S. & Zhou, H., Jan 21 2019, ASP-DAC 2019 - 24th Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc., p. 394-399 6 p. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
Cryptography
Foundries
Feedback
Networks (circuits)
Costs
R-Accelerator: A Reconfigurable Accelerator with RRAM Based Logic Contraction and Resource Optimization for Application Specific Computing
Chen, Z., Zhou, H. & Gu, J., Jan 16 2019, Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018. Institute of Electrical and Electronics Engineers Inc., p. 163-170 8 p. 8615684. (Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
Particle accelerators
Logic circuits
Resource allocation
RRAM
3
Citations
(Scopus)
A comparative investigation of approximate attacks on logic encryptions
Shen, Y., Rezaei, A. & Zhou, H., Feb 20 2018, ASP-DAC 2018 - 23rd Asia and South Pacific Design Automation Conference, Proceedings. Institute of Electrical and Electronics Engineers Inc., p. 271-276 6 p. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; vol. 2018-January).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
Cryptography
Computer hardware
Sampling
Networks (circuits)
A novel N-retry transactional memory model for multi-thread programming
Lu, K., Yan, C., Zhou, H., Zhou, D. & Zeng, X., May 25 2018, Proceedings - 15th IEEE International Symposium on Parallel and Distributed Processing with Applications and 16th IEEE International Conference on Ubiquitous Computing and Communications, ISPA/IUCC 2017. Martinez, G., Hill, R., Fox, G., Mueller, P. & Wang, G. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 814-821 8 p. (Proceedings - 15th IEEE International Symposium on Parallel and Distributed Processing with Applications and 16th IEEE International Conference on Ubiquitous Computing and Communications, ISPA/IUCC 2017).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
Multi-thread
Transactional Memory
Memory Model
Computer programming
Transactions