A C to hardware/software compiler

Kiarash Bazargan, Ryan Kastner, Seda Ogrenci, Majid Sarrafzadeh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Abstract

Improvements in the FPGA technology have resulted in introduction of reconfigurable computing machines, where the hardware adapts itself to the running application to gain speedup. This paper presents a top-down compilation method, under development, for such systems. We compile a C program into hierarchical VHDL source files, and annotate them with the placement information of the hardware modules to be configured on the FPGA. Static scheduling combined with a fast, two-stage placement core reduces the compilation time of large programs to minutes.

Original languageEnglish (US)
Title of host publicationProceedings - 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
EditorsBrad L. Hutchings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages331-332
Number of pages2
ISBN (Electronic)0769508715
DOIs
StatePublished - Jan 1 2000
EventIEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2000 - Napa Valley, United States
Duration: Apr 17 2000Apr 19 2000

Publication series

NameIEEE Symposium on FPGAs for Custom Computing Machines, Proceedings
Volume2000-January
ISSN (Print)1082-3409

Other

OtherIEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2000
CountryUnited States
CityNapa Valley
Period4/17/004/19/00

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Theoretical Computer Science

Fingerprint Dive into the research topics of 'A C to hardware/software compiler'. Together they form a unique fingerprint.

  • Cite this

    Bazargan, K., Kastner, R., Ogrenci, S., & Sarrafzadeh, M. (2000). A C to hardware/software compiler. In B. L. Hutchings (Ed.), Proceedings - 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (pp. 331-332). [903440] (IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings; Vol. 2000-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FPGA.2000.903440