A parallel dynamic compiler for CIL bytecode

Simone Campanoni*, Giovanni Agosta, Stefano Crespi Reghizzi

*Corresponding author for this work

Research output: Contribution to journalArticle

14 Scopus citations

Abstract

Multi-core technology is being employed in most recent high-performance architectures. Such architectures need specifically designed multi-threaded software to exploit all the potentialities of their hardware parallelism. At the same time, object code virtualization technologies are achieving a growing popularity, as they allow higher levels of software portability and reuse. Thus, a virtual execution environment running on a multicore processor has to run complex, high-level applications and to exploit as much as possible the underlying parallel hardware. We propose an approach that leverages on CMP features to expose a novel pipeline synchronization model for the internal threads of the dynamic compiler. Thanks to compilation latency masking effect of the pipeline organization, our dynamic compiler, ILDJIT, is able to achieve significant speedups (26% on aver-age) with respect to the baseline, when the underlying hardware exposes at least two cores.

Original languageEnglish (US)
Pages (from-to)11-20
Number of pages10
JournalACM SIGPLAN Notices
Volume43
Issue number4
StatePublished - Apr 1 2008

Keywords

  • Dynamic compilation
  • Parallel virtual machine
  • Virtual Execution System

ASJC Scopus subject areas

  • Computer Science(all)

Fingerprint Dive into the research topics of 'A parallel dynamic compiler for CIL bytecode'. Together they form a unique fingerprint.

  • Cite this

    Campanoni, S., Agosta, G., & Reghizzi, S. C. (2008). A parallel dynamic compiler for CIL bytecode. ACM SIGPLAN Notices, 43(4), 11-20.