A power and temperature aware DRAM architecture

Song Liu*, Seda Ogrenci Memik, Yu Zhang, Gokhan Memik

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Scopus citations


Technological advances enable modern processors to utilize increasingly larger DRAMs with rising access frequencies. This is leading to high power consumption and operating temperature in DRAM chips. As a result, temperature management has become a real and pressing issue in high performance DRAM systems. Traditional low power techniques are not suitable for high performance DRAM systems with high bandwidth. In this paper, we propose and evaluate a customized DRAM low power technique based on Page Hit Aware Write Buffer (PHA-WB). Our proposed approach reduces DRAM system power consumption and temperature without any performance penalty. Our experiments show that a system with a 64-entry PHA-WB could reduce the total DRAM power consumption by up to 22.0% (9.6% on average). The peak and average temperature reductions are 6.1°C and 2.1°C, respectively.

Original languageEnglish (US)
Title of host publicationProceedings of the 45th Design Automation Conference, DAC
Number of pages6
StatePublished - Sep 18 2008
Event45th Design Automation Conference, DAC - Anaheim, CA, United States
Duration: Jun 8 2008Jun 13 2008

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X


Other45th Design Automation Conference, DAC
CountryUnited States
CityAnaheim, CA


  • DRAM
  • Page Hit Aware Write Buffer
  • Power
  • Temperature

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Fingerprint Dive into the research topics of 'A power and temperature aware DRAM architecture'. Together they form a unique fingerprint.

Cite this