Address generation for nanowire decoders

Jia Wang*, Ming-Yang Kao, Hai Zhou

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Nanoscale crossbars built from nanowires can form high density memories and programmable logic devices. To integrate such nanoscale devices with CMOS circuits, nanowire decoders were invented. Due to the stochastic nature of the nanoscale fabrication, the decoder addresses that address the nanowires selectively must be generated after fabrication. In this paper, we develop a mathematical model of the nanowire decoders for the generation of the proper addresses. Assuming a simple testing approach calledon-off measurement, we prove that the maximum number of the proper addresses can be generated in finite time. We design the algorithms to generate the required number of the proper addresses. Experimental results confirm the efficiency of our algorithms.

Original languageEnglish (US)
Title of host publicationGLSVLSI'07
Subtitle of host publicationProceedings of the 2007 ACM Great Lakes Symposium on VLSI
Pages525-528
Number of pages4
DOIs
StatePublished - Oct 1 2007
Event17th Great Lakes Symposium on VLSI, GLSVLSI'07 - Stresa-Lago Maggiore, Italy
Duration: Mar 11 2007Mar 13 2007

Publication series

NameProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Other

Other17th Great Lakes Symposium on VLSI, GLSVLSI'07
CountryItaly
CityStresa-Lago Maggiore
Period3/11/073/13/07

Fingerprint

Nanowires
Fabrication
Logic devices
Mathematical models
Data storage equipment
Networks (circuits)
Testing

Keywords

  • Decoder
  • Nanowire
  • Testing

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Wang, J., Kao, M-Y., & Zhou, H. (2007). Address generation for nanowire decoders. In GLSVLSI'07: Proceedings of the 2007 ACM Great Lakes Symposium on VLSI (pp. 525-528). [1228909] (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI). https://doi.org/10.1145/1228784.1228909
Wang, Jia ; Kao, Ming-Yang ; Zhou, Hai. / Address generation for nanowire decoders. GLSVLSI'07: Proceedings of the 2007 ACM Great Lakes Symposium on VLSI. 2007. pp. 525-528 (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI).
@inproceedings{29985250319e4d80a95b5f3d5c556d76,
title = "Address generation for nanowire decoders",
abstract = "Nanoscale crossbars built from nanowires can form high density memories and programmable logic devices. To integrate such nanoscale devices with CMOS circuits, nanowire decoders were invented. Due to the stochastic nature of the nanoscale fabrication, the decoder addresses that address the nanowires selectively must be generated after fabrication. In this paper, we develop a mathematical model of the nanowire decoders for the generation of the proper addresses. Assuming a simple testing approach calledon-off measurement, we prove that the maximum number of the proper addresses can be generated in finite time. We design the algorithms to generate the required number of the proper addresses. Experimental results confirm the efficiency of our algorithms.",
keywords = "Decoder, Nanowire, Testing",
author = "Jia Wang and Ming-Yang Kao and Hai Zhou",
year = "2007",
month = "10",
day = "1",
doi = "10.1145/1228784.1228909",
language = "English (US)",
isbn = "159593605X",
series = "Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",
pages = "525--528",
booktitle = "GLSVLSI'07",

}

Wang, J, Kao, M-Y & Zhou, H 2007, Address generation for nanowire decoders. in GLSVLSI'07: Proceedings of the 2007 ACM Great Lakes Symposium on VLSI., 1228909, Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, pp. 525-528, 17th Great Lakes Symposium on VLSI, GLSVLSI'07, Stresa-Lago Maggiore, Italy, 3/11/07. https://doi.org/10.1145/1228784.1228909

Address generation for nanowire decoders. / Wang, Jia; Kao, Ming-Yang; Zhou, Hai.

GLSVLSI'07: Proceedings of the 2007 ACM Great Lakes Symposium on VLSI. 2007. p. 525-528 1228909 (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Address generation for nanowire decoders

AU - Wang, Jia

AU - Kao, Ming-Yang

AU - Zhou, Hai

PY - 2007/10/1

Y1 - 2007/10/1

N2 - Nanoscale crossbars built from nanowires can form high density memories and programmable logic devices. To integrate such nanoscale devices with CMOS circuits, nanowire decoders were invented. Due to the stochastic nature of the nanoscale fabrication, the decoder addresses that address the nanowires selectively must be generated after fabrication. In this paper, we develop a mathematical model of the nanowire decoders for the generation of the proper addresses. Assuming a simple testing approach calledon-off measurement, we prove that the maximum number of the proper addresses can be generated in finite time. We design the algorithms to generate the required number of the proper addresses. Experimental results confirm the efficiency of our algorithms.

AB - Nanoscale crossbars built from nanowires can form high density memories and programmable logic devices. To integrate such nanoscale devices with CMOS circuits, nanowire decoders were invented. Due to the stochastic nature of the nanoscale fabrication, the decoder addresses that address the nanowires selectively must be generated after fabrication. In this paper, we develop a mathematical model of the nanowire decoders for the generation of the proper addresses. Assuming a simple testing approach calledon-off measurement, we prove that the maximum number of the proper addresses can be generated in finite time. We design the algorithms to generate the required number of the proper addresses. Experimental results confirm the efficiency of our algorithms.

KW - Decoder

KW - Nanowire

KW - Testing

UR - http://www.scopus.com/inward/record.url?scp=34748865081&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34748865081&partnerID=8YFLogxK

U2 - 10.1145/1228784.1228909

DO - 10.1145/1228784.1228909

M3 - Conference contribution

AN - SCOPUS:34748865081

SN - 159593605X

SN - 9781595936059

T3 - Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

SP - 525

EP - 528

BT - GLSVLSI'07

ER -

Wang J, Kao M-Y, Zhou H. Address generation for nanowire decoders. In GLSVLSI'07: Proceedings of the 2007 ACM Great Lakes Symposium on VLSI. 2007. p. 525-528. 1228909. (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI). https://doi.org/10.1145/1228784.1228909