An approach for adaptive DRAM temperature and power management

Song Liu*, Yu Zhang, Seda Ogrenci Memik, Gokhan Memik

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

2 Scopus citations


High-performance DRAMs are providing increasing memory access bandwidth to processors, which is leading to high power consumption and operating temperature in DRAM chips. In this paper, we propose a customized low-power technique for high-performance DRAM systems to improve DRAM page hit rate by buffering write operations that may incur page misses. This approach reduces DRAM system power consumption and temperature without any performance penalty. We combine the throughput-aware page-hit-aware write buffer (TAP) with low-power-state-based techniques for further power and temperature reduction, namely, TAP-low. Our experiments show that a system with TAP-low could reduce the total DRAM power consumption by up to 68.6% (19.9% on average). The steady-state temperature can be reduced by as much as 7.84 °C and 2.55°C on average across eight representative workloads.

Original languageEnglish (US)
Article number5075522
Pages (from-to)684-688
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number4
StatePublished - Apr 2010


  • DRAM
  • Power
  • Temperature

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'An approach for adaptive DRAM temperature and power management'. Together they form a unique fingerprint.

Cite this