Abstract
The problem of buffer insertion in a single net has been the focus of most previous research works. However, effective algorithms for buffer insertion in whole circuits are generally needed. In this paper, we relate the timing-constrained minimal buffer insertion problem to the convex cost-flow dual problem and propose an algorithm based on the convex cost-flow theory to solve it in combinational circuits. Experimental results demonstrate that our approach is effective. On the average, for the cases where buffering locations are not specified, our approach achieves a 46% reduction on the total buffer area in comparison to a traditional approach; for the cases where buffering locations are specified, our approach achieves a 52% reduction.
Original language | English (US) |
---|---|
Article number | 4351998 |
Pages (from-to) | 2069-2073 |
Number of pages | 5 |
Journal | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Volume | 26 |
Issue number | 11 |
DOIs | |
State | Published - Nov 2007 |
Funding
Manuscript received January 23, 2006; revised May 15, 2006, October 14, 2006, and January 2, 2007. This work was supported by the National Science Foundation under Grant CCR-0238484. This paper was recommended by Associate Editor D. Z. Pan.
Keywords
- Buffer insertion
- Network flow
- Timing optimization
ASJC Scopus subject areas
- Software
- Computer Graphics and Computer-Aided Design
- Electrical and Electronic Engineering