TY - GEN
T1 - An efficient FPGA implementation of principle component analysis based Network Intrusion Detection System
AU - Das, Abhishek
AU - Misra, Sanchit
AU - Joshi, Sumeet
AU - Zambreno, Joseph
AU - Memik, Gokhan
AU - Choudhary, Alok Nidhi
PY - 2008
Y1 - 2008
N2 - Modern Network Intrsuion Detection Systems (NIDSs) use anomaly detection to capture malicious attacks. Since such connections are described by large set of dimensions, processing these huge amounts of network data becomes extremely slow. To solve this time-efficiency problem, statistical methods like Principal Component Analysis (PCA) can be used to reduce the dimensionality of the network data. In this paper, we design and implement an efficient FPGA architecture for Principal Component Analysis to be used in NIDSs. Moreover, using representative network intrusion traces, we show that our architecture correctly classifies attacks with detection rates exceeding 99.9% and false alarm rates as low as 1.95%. Our implementation on a Xilinx Virtex-II Pro FPGA platform provides a core throughput of up to 24.72 Gbps, clocking at a frequency of 96.56 MHz.
AB - Modern Network Intrsuion Detection Systems (NIDSs) use anomaly detection to capture malicious attacks. Since such connections are described by large set of dimensions, processing these huge amounts of network data becomes extremely slow. To solve this time-efficiency problem, statistical methods like Principal Component Analysis (PCA) can be used to reduce the dimensionality of the network data. In this paper, we design and implement an efficient FPGA architecture for Principal Component Analysis to be used in NIDSs. Moreover, using representative network intrusion traces, we show that our architecture correctly classifies attacks with detection rates exceeding 99.9% and false alarm rates as low as 1.95%. Our implementation on a Xilinx Virtex-II Pro FPGA platform provides a core throughput of up to 24.72 Gbps, clocking at a frequency of 96.56 MHz.
UR - http://www.scopus.com/inward/record.url?scp=49749151354&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=49749151354&partnerID=8YFLogxK
U2 - 10.1109/DATE.2008.4484835
DO - 10.1109/DATE.2008.4484835
M3 - Conference contribution
AN - SCOPUS:49749151354
SN - 9783981080
SN - 9789783981089
T3 - Proceedings -Design, Automation and Test in Europe, DATE
SP - 1160
EP - 1165
BT - Design, Automation and Test in Europe, DATE 2008
T2 - Design, Automation and Test in Europe, DATE 2008
Y2 - 10 March 2008 through 14 March 2008
ER -