An Instruction Driven Adaptive Clock Phase Scaling with Timing Encoding and Online Instruction Calibration for a Low Power Microprocessor

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

This paper presents an adaptive clock phase scaling operation based on the dynamic instruction timing variation for a low power microprocessor. Through the use of instruction timing encoding and multi-phase all-digital PLL, a dynamic clock phase modulation is realized at the granularity of instruction level. In addition, an online instruction calibration scheme is proposed to characterize the instruction timing under PVT variations, which is also integrated with conventional DVFS. The implementation on a 55nm ARM core design shows a 15% performance improvement from proposed clock scheme, and additional 5% improvement from online calibration. The performance improvement can be equivalently converted to up to 28% energy saving benefit.

Original languageEnglish (US)
Title of host publicationESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages158-161
Number of pages4
ISBN (Electronic)9781538654040
DOIs
StatePublished - Oct 16 2018
Event44th IEEE European Solid State Circuits Conference, ESSCIRC 2018 - Dresden, Germany
Duration: Sep 3 2018Sep 6 2018

Publication series

NameESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference

Conference

Conference44th IEEE European Solid State Circuits Conference, ESSCIRC 2018
CountryGermany
CityDresden
Period9/3/189/6/18

    Fingerprint

Keywords

  • Adaptive clock
  • all-digital PLL
  • instruction timing
  • online calibration
  • phase scaling operation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Instrumentation

Cite this

Jia, T., Joseph, R. E., & Gu, J. (2018). An Instruction Driven Adaptive Clock Phase Scaling with Timing Encoding and Online Instruction Calibration for a Low Power Microprocessor. In ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (pp. 158-161). [8494244] (ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ESSCIRC.2018.8494244