Analyzing the impact of on-chip network traffic on program phases for CMPs

Yu Zhang*, Berkin Ozisikyilmaz, Gokhan Memik, John Kim, Alok Nidhi Choudhary

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Scopus citations

Abstract

It is known that the execution of programs exhibits repetitive phases; in other words, the execution of programs can be partitioned into segments of execution, during which the application exhibits unique architectural properties. This property has been used for various optimization goals. In addition, phase information is utilized to reduce the run time of the architectural simulation. Conventionally, an application is examined in an architecture-independent manner (such as the number of times a basic block is executed) to extract information about the phases and then only the representative execution intervals are executed to analyze architectural choices. We claim that such approaches are becoming inadequate in the many-core era as application execution is not dominated by the instructions only, but instead the communication structure of the application is becoming as important as the instruction behavior. Hence, we propose to utilize communication behavior to determine the phases of an application. Our results reveal that the inclusion of the communication information can increase the accuracy of the phase detection significantly. Specifically, for SPLASH2 and MineBench applications, the average (geometric mean) CPI error rate with the instruction-based phase detection is 11.01%, while our phase detection scheme has an average error rate of 3.41% when compared to the simulations that run the applications to completion.

Original languageEnglish (US)
Title of host publicationISPASS 2009 - International Symposium on Performance Analysis of Systems and Software
Pages218-226
Number of pages9
DOIs
StatePublished - Sep 22 2009
EventInternational Symposium on Performance Analysis of Systems and Software, ISPASS 2009 - Boston, MA, United States
Duration: Apr 26 2009Apr 28 2009

Publication series

NameISPASS 2009 - International Symposium on Performance Analysis of Systems and Software

Other

OtherInternational Symposium on Performance Analysis of Systems and Software, ISPASS 2009
CountryUnited States
CityBoston, MA
Period4/26/094/28/09

ASJC Scopus subject areas

  • Information Systems
  • Software

Fingerprint Dive into the research topics of 'Analyzing the impact of on-chip network traffic on program phases for CMPs'. Together they form a unique fingerprint.

  • Cite this

    Zhang, Y., Ozisikyilmaz, B., Memik, G., Kim, J., & Choudhary, A. N. (2009). Analyzing the impact of on-chip network traffic on program phases for CMPs. In ISPASS 2009 - International Symposium on Performance Analysis of Systems and Software (pp. 218-226). [4919653] (ISPASS 2009 - International Symposium on Performance Analysis of Systems and Software). https://doi.org/10.1109/ISPASS.2009.4919653