Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks

Shreesha Srinath*, Katherine Compton

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Scopus citations

Abstract

The introduction of asymmetric embedded multiplier blocks in recent Xilinx FPGAs complicates the design of larger multiplier sizes. The two different input bitwidths of the embedded multipliers lead to two different shifting factors for the partial product outputs. This makes even the most straightforward multiplier design less intuitive. In this paper, we present a methodology and set of equations to automatically generate the Verilog for a multiplier using asymmetric embedded multiplier cores. The presented technique also uses intelligent rearrangement of the multiplier block outputs into partial product terms to reduce the overall delay of the circuit. Multipliers created with our generator are faster and use fewer DSP blocks than those created using Xilinx Core Generator or by simply using the '*' operator in Verilog. It also uses fewer LUTs than those created using the '*' operator. Finally, the presented generator can create multipliers larger than possible with Core Generator, and is limited only by the number of available embedded multipliers.

Original languageEnglish (US)
Title of host publicationFPGA'10 - Proceedings of the 18th ACM SIGDA International Symposium on Field-Programmable Gate Arrays
Pages51-58
Number of pages8
DOIs
StatePublished - 2010
Externally publishedYes
Event18th ACM SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA'10 - Monterey, CA, United States
Duration: Feb 21 2010Feb 23 2010

Publication series

NameACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Conference

Conference18th ACM SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA'10
CountryUnited States
CityMonterey, CA
Period2/21/102/23/10

Keywords

  • Asymmetric multipliers
  • Composable multipliers
  • Multiplier design

ASJC Scopus subject areas

  • Computer Science(all)

Fingerprint Dive into the research topics of 'Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks'. Together they form a unique fingerprint.

Cite this