TY - GEN
T1 - Clock skew scheduling with delay padding for prescribed skew domains
AU - Lin, Chuan
AU - Zhou, Hai
PY - 2007/12/1
Y1 - 2007/12/1
N2 - Clock skew scheduling is a technique that intentionally introduces skews to memory elements to improve the performance of a sequential circuit. It was shown in [21] that the full optimization potential of clock skew scheduling can be reliably implemented using a few skew domains. In this paper we present an optimal skew scheduling algorithm for sequential circuits with flip-flops. Given a finite set of prescribed skew domains, the algorithm finds a domain assignment for each flip-flop such that the clock period is minimized with possible delay padding. Experimental results validate the efficiency of our algorithm and show 17% improvement on average in clock period.
AB - Clock skew scheduling is a technique that intentionally introduces skews to memory elements to improve the performance of a sequential circuit. It was shown in [21] that the full optimization potential of clock skew scheduling can be reliably implemented using a few skew domains. In this paper we present an optimal skew scheduling algorithm for sequential circuits with flip-flops. Given a finite set of prescribed skew domains, the algorithm finds a domain assignment for each flip-flop such that the clock period is minimized with possible delay padding. Experimental results validate the efficiency of our algorithm and show 17% improvement on average in clock period.
UR - http://www.scopus.com/inward/record.url?scp=46649093796&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=46649093796&partnerID=8YFLogxK
U2 - 10.1109/ASPDAC.2007.358042
DO - 10.1109/ASPDAC.2007.358042
M3 - Conference contribution
AN - SCOPUS:46649093796
SN - 1424406293
SN - 9781424406296
T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
SP - 541
EP - 546
BT - Proceedings of the ASP-DAC 2007 - Asia and South Pacific Design Automation Conference 2007
T2 - ASP-DAC 2007 - Asia and South Pacific Design Automation Conference 2007
Y2 - 23 January 2007 through 27 January 2007
ER -