Design and implementation of an FPGA architecture for high-speed network feature extraction

Sailesh Pati*, Ramanathan Narayanan, Gokhan Memik, Alok Nidhi Choudhary, Joseph Zambreno

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Abstract

Network feature extraction involves the storage and classification of network packet activity. Although primarily employed in network intrusion detection systems, feature extraction is also used to determine various other aspects of a network's behavior such as total trafc and average connection size. Current software methods usedfor extraction of network features fail to meet the performance requirements ofnext-generation high-speed networks. In this paper, we propose an FPGA-based reconfigurable architecture for feature extraction oflarge high-speed networks. Our design makes use ofparallel rows of hash functions and sketch tables in order to process network packets at a very high throughput. We present a detailed description of our architecture and its implementation on aXilinx Virtex-II Pro FPGA board, andprovide cycle-accurate timing results forfeature extraction of input networking benchmark data. Our results demonstrate real-world throughputs of as high as 3.32 Gbps, with speedups reaching 18 x when compared to an equivalent software implementation.

Original languageEnglish (US)
Title of host publicationICFPT 2007 - International Conference on Field Programmable Technology
Pages49-56
Number of pages8
DOIs
StatePublished - Dec 1 2007
EventInternational Conference on Field Programmable Technology, ICFPT 2007 - Kitakyushu, Japan
Duration: Dec 12 2007Dec 14 2007

Publication series

NameICFPT 2007 - International Conference on Field Programmable Technology

Other

OtherInternational Conference on Field Programmable Technology, ICFPT 2007
CountryJapan
CityKitakyushu
Period12/12/0712/14/07

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Design and implementation of an FPGA architecture for high-speed network feature extraction'. Together they form a unique fingerprint.

Cite this