Efficient statistical timing analysis for circuits with post-silicon tunable buffers

Xingbao Zhou, Fan Yang*, Hai Zhou, Min Gong, Hengliang Zhu, Ye Zhang, Xuan Zeng

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review


Post-Silicon Tunable (PST) buffers are widely adopted in high-performance integrated circuits to fix timing violations introduced by process variations. In typical optimization procedures, the statistical timing analysis of the circuits with PST clock buffers will be executed more than 2000 times for large scale circuits. Therefore, the efficiency of the statistical timing analysis is crucial to the PST clock buffer optimization algorithms. In this paper, we propose a stochastic collocation based efficient statistical timing analysis method for circuits with PST buffers. In the proposed method, we employ the Howard algorithm to calculate the clock periods of the circuits on less than 100 deterministic sparse-grid collocation points. Afterwards, we use these obtained clock periods to derive the yield of the circuits according to the stochastic collocation theory. Compared with the state-of-the-art statistical timing analysis method for the circuits with PST clock buffers, the proposed method achieves up to 22X speedup with comparable accuracy.

Original languageEnglish (US)
Pages (from-to)2227-2235
Number of pages9
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Issue number11
StatePublished - Nov 1 2014


  • Post-Silicon Tunable buffer
  • Sparse grid
  • Statistical timing analysis
  • Stochastic collocation

ASJC Scopus subject areas

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'Efficient statistical timing analysis for circuits with post-silicon tunable buffers'. Together they form a unique fingerprint.

Cite this