Experimental evaluation of multilevel caches for shared memory multiprocessors

Alok Nidhi Choudhary, Senthil Krishnamoorthy

Research output: Contribution to journalConference articlepeer-review

1 Scopus citations


Memory subsystem design has become a critical problem in multiprocessor systems. As processor speeds increase, supplying data and instructions at those speeds is crucial in order to obtain any significant performance gains from parallel processing. Multilevel caches have been proposed for multiprocessor systems to reduce traffic on interconnections and main memory. The paper presents experimental results for various cache configurations for two-level caches for multiprocessors. The experimental evaluation is performed by detailed simulations using address traces generated by perfect club benchmark programs as well as other numerical programs executed on multiprocessors. The performance results capture the effects of block size, cache size, ratio of secondary and primary cache size, and, write-through and write-back protocols on hit ratios, access times, relative speedups and bus utilizations. Furthermore, performance of various organizations are studied for both vector and scalar data.

Original languageEnglish (US)
Article number183911
Pages (from-to)409-420
Number of pages12
JournalProceedings of the Annual Hawaii International Conference on System Sciences
StatePublished - 1991
Event24th Annual Hawaii International Conference on System Sciences, HICSS 1991 - Kauai, United States
Duration: Jan 8 1991Jan 11 1991

ASJC Scopus subject areas

  • General Engineering


Dive into the research topics of 'Experimental evaluation of multilevel caches for shared memory multiprocessors'. Together they form a unique fingerprint.

Cite this