FFPU: Fractured floating point unit for FPGA soft processors

Neil Hockert*, Katherine Compton

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Scopus citations

Abstract

Embedded systems designers frequently avoid using floating-point computation because it is too costly to include a floating-point unit (FPU) in an embedded processor. However, the performance of software floating-point libraries can be lacking. Therefore we propose a Fractured Floating Point Unit (FFPU) - a hybrid solution using a mix of custom hardware instructions and software code. An FFPU is designed as a compromise between software libraries and custom FPUs in both area and performance. We present three 32-bit FFPUs designs for a Nios II soft processor, and compare their performance and area to the baseline Nios II and a Nios II with a complete FPU. The FFPUs improve floating-point addition and subtraction performance by 24 to 52 percent over the baseline, with an ALM increase of only 12 to 32 percent, and no increase in DSP blocks.

Original languageEnglish (US)
Title of host publicationProceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09
Pages143-150
Number of pages8
DOIs
StatePublished - 2009
Externally publishedYes
Event2009 International Conference on Field-Programmable Technology, FPT'09 - Sydney, Australia
Duration: Dec 9 2009Dec 11 2009

Publication series

NameProceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09

Other

Other2009 International Conference on Field-Programmable Technology, FPT'09
Country/TerritoryAustralia
CitySydney
Period12/9/0912/11/09

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Hardware and Architecture
  • Software

Fingerprint

Dive into the research topics of 'FFPU: Fractured floating point unit for FPGA soft processors'. Together they form a unique fingerprint.

Cite this