Monolithically Integrated High-Order Vernier Filters and Tuning Circuits for Electronic-Photonic Quantum System-on-Chip

J. M.Fargas Cabanillas, D. Kramnik, I. Wang, S. Buchbinder, A. Ramesh, P. Kumar, V. Stojanović, Anatol Khilo*, M. A. Popović

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

Abstract

We demonstrate a monolithically integrated 6th-order filter, w ith h eater driver circuits implemented alongside photonics in a zero-change 45 nm CMOS platform, achieving <1 dB drop loss and >80 dB on-chip pump power suppression.

Original languageEnglish (US)
Article numberSTh4H.4
JournalOptics InfoBase Conference Papers
StatePublished - 2022
EventCLEO: Science and Innovations, S and I 2022 - San Jose, United States
Duration: May 15 2022May 20 2022

Funding

Acknowledgments: This work funded in part by NSF EQuIP program grant #1842692, Packard Fellowship #2012-38222, and the Catalyst Foundation. We thank colleagues at Ayar Labs, Inc. for support on the 45RF platform and GlobalFoundries for chip fabrication on the AL11a test vehicle.

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Mechanics of Materials

Fingerprint

Dive into the research topics of 'Monolithically Integrated High-Order Vernier Filters and Tuning Circuits for Electronic-Photonic Quantum System-on-Chip'. Together they form a unique fingerprint.

Cite this