Multi-optimization power management for chip multiprocessors

Ke Meng*, Russell E Joseph, Robert P. Dick, Li Shang

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

71 Scopus citations

Abstract

The emergence of power as a first-class design constraint has fueled the proposal of a growing number of run-time power optimizations. Many of these optimizations trade-off power saving opportunity for a variable performance loss which depends on application characteristics and program phase. Furthermore, the potential benefits of these optimizations are sometimes non-additive, and it can be difficult to identify which combinations of these optimizations to apply. Trial-and-error approaches have been proposed to adaptively tune a processor. However, in a chip multiprocessor, the cost of individually configuring each core under a wide range of optimizations would be prohibitive under simple trial-and-error approaches. In this work, we introduce an adaptive, multi-optimization power saving strategy for multi-core power management. Specifically, we solve the problem of meeting a global chip-wide power budget through run-time adaptation of highly configurable processor cores. Our approach applies analytic modeling to reduce exploration time and decrease the reliance on trial-and-error methods. We also introduce risk evaluation to balance the benefit of various power saving optimizations versus the potential performance loss. Overall, we find that our approach can significantly reduce processor power consumption compared to alternative optimization strategies.

Original languageEnglish (US)
Title of host publicationPACT'08
Subtitle of host publicationProceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques
Pages177-186
Number of pages10
DOIs
StatePublished - Dec 1 2008
Event17th International Conference on Parallel Architectures and Compilation Techniques, PACT 2008 - Toronto, ON, Canada
Duration: Oct 25 2008Oct 29 2008

Publication series

NameParallel Architectures and Compilation Techniques - Conference Proceedings, PACT
ISSN (Print)1089-795X

Other

Other17th International Conference on Parallel Architectures and Compilation Techniques, PACT 2008
CountryCanada
CityToronto, ON
Period10/25/0810/29/08

Keywords

  • Cache Resizing
  • Chip Multi-Processor
  • Dynamic Power Management
  • Voltage/Frequency Scaling

ASJC Scopus subject areas

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Multi-optimization power management for chip multiprocessors'. Together they form a unique fingerprint.

Cite this