Multi-threaded design and implementation of parallel pipelined STAP on parallel computers with SMP nodes

Wei keng Liao*, Alok Choudhary, Donald Weiner, Pramod Varshney

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

3 Scopus citations


This paper presents performance results for the multi-threaded design and implementation of a parallel pipelined Space-Time Adaptive Processing (STAP) algorithm on parallel computers with Symmetrical Multiple Processor (SMP) nodes. In particular, the paper describes our approach to parallelization and multi-threaded implementation on an Intel Paragon MP system. Our goal is to determine how much more performance can be enhanced using small SMPs on each node of a large parallel computer for such an application. The paper also discusses the process of developing software for such an application on parallel computers when latency and throughput are both considered together and presents their tradeoffs. The results show that not only scalable performance was achieved for individual component tasks of STAP but linear speedups were obtained for the integrated task performance, both for latency as well as throughput.

Original languageEnglish (US)
Pages (from-to)448-452
Number of pages5
JournalProceedings of the International Parallel Processing Symposium, IPPS
StatePublished - Jan 1 1999
EventProceedings of the 1999 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing - San Juan
Duration: Apr 12 1999Apr 16 1999

ASJC Scopus subject areas

  • Hardware and Architecture


Dive into the research topics of 'Multi-threaded design and implementation of parallel pipelined STAP on parallel computers with SMP nodes'. Together they form a unique fingerprint.

Cite this