Multi-Vdd design for content addressable memories (CAM)

A power-delay optimization analysis

Siddhartha Joshi*, Dawei Li, Seda Ogrenci Memik, Grzegorz Deptuch, James Hoff, Sergo Jindariani, Tiehui Liu, Jamieson Olsen, Nhan Tran

*Corresponding author for this work

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

In this paper, we characterize the interplay between power consumption and performance of a matchline-based Content Addressable Memory and then propose the use of a multi-Vdd design to save power and increase post-fabrication tunability. Exploration of the power consumption behavior of a CAM chip shows the drastically different behavior among the components and suggests the use of different and independent power supplies. The complete design, simulation and testing of a multi-Vdd CAM chip along with an exploration of the multi-Vdd design space are presented. Our analysis has been applied to simulated models on two different technology nodes (130 nm and 45 nm), followed by experiments on a 246-kb test chip fabricated in 130 nm Global Foundries Low Power CMOS technology. The proposed design, operating at an optimal operating point in a triple-Vdd configuration, increases the power-delay operation range by 2.4 times and consumes 25.3% less dynamic power when compared to a conventional single-Vdd design operating over the same voltage range with equivalent noise margin. Our multi-Vdd design also helps save 51.3% standby power. Measurement results from the test chip combined with the simulation analysis at the two nodes validate our thesis.

Original languageEnglish (US)
Article number25
JournalJournal of Low Power Electronics and Applications
Volume8
Issue number3
DOIs
StatePublished - Sep 1 2018

Fingerprint

Associative storage
Electric power utilization
Foundries
Fabrication
Testing
Electric potential

Keywords

  • Associative memory
  • Content addressable memory (CAM)
  • Matchline power
  • Multi supply
  • Multi-vdd
  • Searchline power
  • Standby power
  • TCAM
  • Tunable operation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Joshi, Siddhartha ; Li, Dawei ; Memik, Seda Ogrenci ; Deptuch, Grzegorz ; Hoff, James ; Jindariani, Sergo ; Liu, Tiehui ; Olsen, Jamieson ; Tran, Nhan. / Multi-Vdd design for content addressable memories (CAM) : A power-delay optimization analysis. In: Journal of Low Power Electronics and Applications. 2018 ; Vol. 8, No. 3.
@article{0f3ed15df5694815b33cb31143764fcd,
title = "Multi-Vdd design for content addressable memories (CAM): A power-delay optimization analysis",
abstract = "In this paper, we characterize the interplay between power consumption and performance of a matchline-based Content Addressable Memory and then propose the use of a multi-Vdd design to save power and increase post-fabrication tunability. Exploration of the power consumption behavior of a CAM chip shows the drastically different behavior among the components and suggests the use of different and independent power supplies. The complete design, simulation and testing of a multi-Vdd CAM chip along with an exploration of the multi-Vdd design space are presented. Our analysis has been applied to simulated models on two different technology nodes (130 nm and 45 nm), followed by experiments on a 246-kb test chip fabricated in 130 nm Global Foundries Low Power CMOS technology. The proposed design, operating at an optimal operating point in a triple-Vdd configuration, increases the power-delay operation range by 2.4 times and consumes 25.3{\%} less dynamic power when compared to a conventional single-Vdd design operating over the same voltage range with equivalent noise margin. Our multi-Vdd design also helps save 51.3{\%} standby power. Measurement results from the test chip combined with the simulation analysis at the two nodes validate our thesis.",
keywords = "Associative memory, Content addressable memory (CAM), Matchline power, Multi supply, Multi-vdd, Searchline power, Standby power, TCAM, Tunable operation",
author = "Siddhartha Joshi and Dawei Li and Memik, {Seda Ogrenci} and Grzegorz Deptuch and James Hoff and Sergo Jindariani and Tiehui Liu and Jamieson Olsen and Nhan Tran",
year = "2018",
month = "9",
day = "1",
doi = "10.3390/jlpea8030025",
language = "English (US)",
volume = "8",
journal = "Journal of Low Power Electronics and Applications",
issn = "2079-9268",
publisher = "Multidisciplinary Digital Publishing Institute (MDPI)",
number = "3",

}

Multi-Vdd design for content addressable memories (CAM) : A power-delay optimization analysis. / Joshi, Siddhartha; Li, Dawei; Memik, Seda Ogrenci; Deptuch, Grzegorz; Hoff, James; Jindariani, Sergo; Liu, Tiehui; Olsen, Jamieson; Tran, Nhan.

In: Journal of Low Power Electronics and Applications, Vol. 8, No. 3, 25, 01.09.2018.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Multi-Vdd design for content addressable memories (CAM)

T2 - A power-delay optimization analysis

AU - Joshi, Siddhartha

AU - Li, Dawei

AU - Memik, Seda Ogrenci

AU - Deptuch, Grzegorz

AU - Hoff, James

AU - Jindariani, Sergo

AU - Liu, Tiehui

AU - Olsen, Jamieson

AU - Tran, Nhan

PY - 2018/9/1

Y1 - 2018/9/1

N2 - In this paper, we characterize the interplay between power consumption and performance of a matchline-based Content Addressable Memory and then propose the use of a multi-Vdd design to save power and increase post-fabrication tunability. Exploration of the power consumption behavior of a CAM chip shows the drastically different behavior among the components and suggests the use of different and independent power supplies. The complete design, simulation and testing of a multi-Vdd CAM chip along with an exploration of the multi-Vdd design space are presented. Our analysis has been applied to simulated models on two different technology nodes (130 nm and 45 nm), followed by experiments on a 246-kb test chip fabricated in 130 nm Global Foundries Low Power CMOS technology. The proposed design, operating at an optimal operating point in a triple-Vdd configuration, increases the power-delay operation range by 2.4 times and consumes 25.3% less dynamic power when compared to a conventional single-Vdd design operating over the same voltage range with equivalent noise margin. Our multi-Vdd design also helps save 51.3% standby power. Measurement results from the test chip combined with the simulation analysis at the two nodes validate our thesis.

AB - In this paper, we characterize the interplay between power consumption and performance of a matchline-based Content Addressable Memory and then propose the use of a multi-Vdd design to save power and increase post-fabrication tunability. Exploration of the power consumption behavior of a CAM chip shows the drastically different behavior among the components and suggests the use of different and independent power supplies. The complete design, simulation and testing of a multi-Vdd CAM chip along with an exploration of the multi-Vdd design space are presented. Our analysis has been applied to simulated models on two different technology nodes (130 nm and 45 nm), followed by experiments on a 246-kb test chip fabricated in 130 nm Global Foundries Low Power CMOS technology. The proposed design, operating at an optimal operating point in a triple-Vdd configuration, increases the power-delay operation range by 2.4 times and consumes 25.3% less dynamic power when compared to a conventional single-Vdd design operating over the same voltage range with equivalent noise margin. Our multi-Vdd design also helps save 51.3% standby power. Measurement results from the test chip combined with the simulation analysis at the two nodes validate our thesis.

KW - Associative memory

KW - Content addressable memory (CAM)

KW - Matchline power

KW - Multi supply

KW - Multi-vdd

KW - Searchline power

KW - Standby power

KW - TCAM

KW - Tunable operation

UR - http://www.scopus.com/inward/record.url?scp=85053231896&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85053231896&partnerID=8YFLogxK

U2 - 10.3390/jlpea8030025

DO - 10.3390/jlpea8030025

M3 - Article

VL - 8

JO - Journal of Low Power Electronics and Applications

JF - Journal of Low Power Electronics and Applications

SN - 2079-9268

IS - 3

M1 - 25

ER -