Pho: A Case for Shared Optical Cache Hierarchies

Haiyang Han, Theoni Alexoudi, Chris Vagionas, Nikos Pleros, Nikos Hardavellas

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Conventional electronic memory hierarchies are intrinsically limited in their ability to overcome the memory wall due to scaling constraints. Optical caches and interconnects can mitigate these constraints, and enable processors to reach performance and energy efficiency unattainable by purely electronic means. However, the promised benefits cannot be realized through a simple replacement process; to reach its full potential, the architecture needs to be holistically redesigned. This paper proposes \text Pho\ , an opto-electronic memory hierarchy architecture for multicores. \text Pho\ replaces conventional coreprivate electronic caches with a large shared optical L1 built with optical SRAMs. A novel optical NoC provides low-latency and high-bandwidth communication between the electronic cores and the shared optical L1 at low optical loss. Our results show that \text Pho\ achieves on average 1.41\times performance speedup (3.89 \times \max) and 31% lower energy-delay product (90% max) against conventional designs. Moreover, the optical NoC for core-cache communication consumes 70% less power compared to directly applying previously-proposed optical NoC architectures.

Original languageEnglish (US)
Title of host publication2021 IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2021
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781665439220
DOIs
StatePublished - Jul 26 2021
Event2021 IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2021 - Boston, United States
Duration: Jul 26 2021Jul 28 2021

Publication series

NameProceedings of the International Symposium on Low Power Electronics and Design
Volume2021-July
ISSN (Print)1533-4678

Conference

Conference2021 IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2021
Country/TerritoryUnited States
CityBoston
Period7/26/217/28/21

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint

Dive into the research topics of 'Pho: A Case for Shared Optical Cache Hierarchies'. Together they form a unique fingerprint.

Cite this