Processing rate optimization by sequential system floorplanning

Jia Wang, Ping Chih Wu, Hai Zhou

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Scopus citations

Abstract

The performance of a sequential system is usually measured by its frequency. However, with the appearance of global interconnects that require multiple clock periods to communicate the throughput is usually traded-off for higher frequency (for example, through wire pipelining or latency insensitive design). Therefore, we propose to use the processing rate, defined as the amount of processed inputs per unit time, as the performance measure. We show that the minimal ratio of the flip-flop number over the delay on any cycle is an upper bound of the processing rate. Since the processing rate of a sequential system is mainly decided by its floorplan when interconnect delays are dominant, the problem of floorplanning for processing rate optimization is formulated and solved. We optimize the processing rate bound directly in a floorplanner by applying Howard's algorithm incrementally. Experimental results confirm the effectiveness of our approach.

Original languageEnglish (US)
Title of host publicationProceedings - 7th International Symposium on Quality Electronic Design, ISQED 2006
Pages340-345
Number of pages6
DOIs
StatePublished - Dec 1 2006
Event7th International Symposium on Quality Electronic Design, ISQED 2006 - San Jose, CA, United States
Duration: Mar 27 2006Mar 29 2006

Other

Other7th International Symposium on Quality Electronic Design, ISQED 2006
CountryUnited States
CitySan Jose, CA
Period3/27/063/29/06

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Fingerprint Dive into the research topics of 'Processing rate optimization by sequential system floorplanning'. Together they form a unique fingerprint.

  • Cite this

    Wang, J., Wu, P. C., & Zhou, H. (2006). Processing rate optimization by sequential system floorplanning. In Proceedings - 7th International Symposium on Quality Electronic Design, ISQED 2006 (pp. 340-345). [1613160] https://doi.org/10.1109/ISQED.2006.108