Prospects for functional address translation

Conor Hetland, Georgios Tziantzioulis, Brian Suchy, Kyle Hale, Nikos Hardavellas, Peter Dinda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

Address translation fundamentally embodies a translation function that maps from virtual to physical addresses. In current systems, the translation function is encoded by the kernel in an in-memory radix tree structure (the page table hierarchy) which is then interpreted by the hardware (the pagewalker, pagewalk-caches, and TLBs). We consider implementing the translation function itself as reconfigurable hardware-does this make any sense? To study this question, we collected numerous in-situ Linux page tables for a wide range of workloads, including those from HPC, to serve as example translation functions. We then prototyped several potential mechanisms to implement the translation function, including inverted page tables with function-specific perfect hashing, translation functions directly implemented using Espresso-minimized PLAs, translation functions genetically-evolved in a language suitable for FPGA-like synthesis, and translation functions based on recovered/manufactured region (segment/mmap) lookup using multiplexor trees. Each mechanism was then evaluated using the Linux page tables, primarily for space and lookup speed. We report our findings and try to address the question.

Original languageEnglish (US)
Title of host publicationProceedings - 2019 IEEE 27th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, MASCOTS 2019
PublisherIEEE Computer Society
Pages370-383
Number of pages14
ISBN (Electronic)9781728149509
DOIs
StatePublished - Oct 2019
Event27th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, MASCOTS 2019 - Rennes, France
Duration: Oct 22 2019Oct 25 2019

Publication series

NameProceedings - IEEE Computer Society's Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, MASCOTS
Volume2019-October
ISSN (Print)1526-7539

Conference

Conference27th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, MASCOTS 2019
CountryFrance
CityRennes
Period10/22/1910/25/19

Keywords

  • Address translation
  • High performance computing
  • Operating systems
  • Paging
  • Segmentation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Networks and Communications
  • Software
  • Modeling and Simulation

Fingerprint Dive into the research topics of 'Prospects for functional address translation'. Together they form a unique fingerprint.

Cite this