Quantifying and coping with parametric variations in 3D-stacked microarchitectures

Serkan Ozdemir*, Yan Pan, Abhishek Das, Gokhan Memik, Gabriel Loh, Alok Nidhi Choudhary

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

16 Scopus citations

Abstract

Variability in device characteristics, i.e., parametric variations, is an important problem for shrinking process technologies. They manifest themselves as variations in performance, power consumption, and reduction in reliability in the manufactured chips as well as low yield levels. Their implications on performance and yield are particularly profound on 3D architectures: a defect on even a single layer can render the entire stack useless. In this paper, we show that instead of causing increased yield losses, we can actually exploit 3D technology to reduce yield losses by intelligently devising the architectures. We take advantage of the layer-to-layer variations to reduce yield losses by splitting critical components among multiple layers. Our results indicate that our proposed method achieves a 30.6% lower yield loss rate compared to the same pipeline implemented on a 2D architecture.

Original languageEnglish (US)
Title of host publicationProceedings of the 47th Design Automation Conference, DAC '10
Pages144-149
Number of pages6
DOIs
StatePublished - Sep 7 2010
Event47th Design Automation Conference, DAC '10 - Anaheim, CA, United States
Duration: Jun 13 2010Jun 18 2010

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Other

Other47th Design Automation Conference, DAC '10
CountryUnited States
CityAnaheim, CA
Period6/13/106/18/10

Keywords

  • 3D Integration
  • Cache Architectures
  • Process Variations
  • Processor Pipeline

ASJC Scopus subject areas

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modeling and Simulation

Fingerprint Dive into the research topics of 'Quantifying and coping with parametric variations in 3D-stacked microarchitectures'. Together they form a unique fingerprint.

  • Cite this

    Ozdemir, S., Pan, Y., Das, A., Memik, G., Loh, G., & Choudhary, A. N. (2010). Quantifying and coping with parametric variations in 3D-stacked microarchitectures. In Proceedings of the 47th Design Automation Conference, DAC '10 (pp. 144-149). (Proceedings - Design Automation Conference). https://doi.org/10.1145/1837274.1837312