Reducing Energy and Delay Using Efficient Victim Caches

Gokhan Memik*, Glenn Reinman, William H. Mangione-Smith

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

Abstract

In this paper, we investigate methods for improving the hit rates in the first level of memory hierarchy. Particularly, we propose victim cache structures to reduce the number of accesses to more power consuming structures such as level 2 caches. We compare the proposed victim cache techniques to increasing the associativity or the size of the level 1 data cache and show that the enhanced victim cache technique yield better energy-delay and energy-delay-area products. We also propose techniques that predict the hit/ miss behavior of the victim cache accesses and bypass the victim cache when a miss can be determined quickly. We report simulation results obtained from SimpleScalar/ARM modeling a representative Network Processor architecture. The simulations show that the victim cache is able to reduce the energy consumption by as much as 17.6% (8.6% on average) while reducing the execution time by as much as 8.4% (3.7% on average) for a set of representative applications.

Original languageEnglish (US)
Pages (from-to)262-265
Number of pages4
JournalProceedings of the International Symposium on Low Power Electronics and Design
DOIs
StatePublished - 2003
Externally publishedYes
EventProceedings of the 2003 International Symposium on Low Power Electronics and Design, (ISLPED'03) - Seoul, Korea, Republic of
Duration: Aug 25 2003Aug 27 2003

Keywords

  • Miss Detection
  • Network Processors
  • Victim caches

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Reducing Energy and Delay Using Efficient Victim Caches'. Together they form a unique fingerprint.

Cite this