Programmability and reconfigurability are considered to be a key ingredient for future silicon platforms . An increase in the complexity of integrated circuits and a shorter time-to-market requirement result in a need to develop hardware platforms shared across multiple applications. In the next generation of electronic systems, it is expected that the conventional embedded systems are unlikely to be sufficient to meet the timing, power, and cost of such systems. Diversity and increasing number of applications do not allow fully customized system design methodology for each application such as ASIC designs. One of the fundamental keys is integrating programmability and reconfiguration in the systems [1,2]. On the other hand, the current general-purpose fully programmable solutions cannot satisfy the future aggressive timing and power constraints. Therefore, a new design methodology has to be developed to combine reconfiguration into system design for future applications. One of the techniques to handle the increased complexity in integrated circuits is programmable system-on-a-chip (SoC) design methodology . In this style, there is a combination of IP cores, programmable logic core, and memory blocks on a chip.
|Original language||English (US)|
|Title of host publication||The Computer Engineering Handbook|
|State||Published - Jan 1 2001|
ASJC Scopus subject areas
- Computer Science(all)