Task synthesis for latency-sensitive synchronous block diagram

Peng Deng, Qi Zhu, Marco Di Natale, Haibo Zeng

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Abstract

Synchronous block diagrams (SBDs) are commonly used in model-based design tools such as Simulink to capture the system behavior. In the multitask software implementation of SBDs, the execution semantics should be preserved in the value and time domains, and the task implementation should provide modular and reusable code. Previous research on component models for code generation did not consider the execution time of block implementations and the time at which outputs are produced, and did not explore the selection of task generation and scheduling based on output latencies. In this work, we propose formulations and algorithms for synthesizing SBDs into software tasks, while optimizing objectives that include timing (latency), modularity, reusability, and code size.

Original languageEnglish (US)
Title of host publication2014 International Conference on Engineering, Technology and Innovation
Subtitle of host publicationEngineering Responsible Innovation in Products and Services, ICE 2014
PublisherIEEE Computer Society
Pages112-121
Number of pages10
ISBN (Print)9781479940233
DOIs
StatePublished - 2014
Event9th IEEE International Symposium on Industrial Embedded Systems, SIES 2014 - Pisa, Italy
Duration: Jun 18 2014Jun 20 2014

Publication series

NameProceedings of the 9th IEEE International Symposium on Industrial Embedded Systems, SIES 2014

Other

Other9th IEEE International Symposium on Industrial Embedded Systems, SIES 2014
CountryItaly
CityPisa
Period6/18/146/20/14

ASJC Scopus subject areas

  • Control and Systems Engineering

Fingerprint Dive into the research topics of 'Task synthesis for latency-sensitive synchronous block diagram'. Together they form a unique fingerprint.

Cite this