Wafer-scale solution-derived molecular gate dielectrics for low-voltage graphene electronics

Vinod K. Sangwan, Deep Jariwala, Ken Everaerts, Julian J. McMorrow, Jianting He, Matthew Grayson, Lincoln J. Lauhon, Tobin J. Marks*, Mark C. Hersam

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

20 Scopus citations

Abstract

Graphene field-effect transistors are integrated with solution-processed multilayer hybrid organic-inorganic self-assembled nanodielectrics (SANDs). The resulting devices exhibit low-operating voltage (2 V), negligible hysteresis, current saturation with intrinsic gain >1.0 in vacuum (pressure < 2 × 10-5 Torr), and overall improved performance compared to control devices on conventional SiO2 gate dielectrics. Statistical analysis of the field-effect mobility and residual carrier concentration demonstrate high spatial uniformity of the dielectric interfacial properties and graphene transistor characteristics over full 3 in. wafers. This work thus establishes SANDs as an effective platform for large-area, high-performance graphene electronics.

Original languageEnglish (US)
Article number083503
JournalApplied Physics Letters
Volume104
Issue number8
DOIs
StatePublished - 2014

ASJC Scopus subject areas

  • Physics and Astronomy (miscellaneous)

Fingerprint Dive into the research topics of 'Wafer-scale solution-derived molecular gate dielectrics for low-voltage graphene electronics'. Together they form a unique fingerprint.

Cite this